- Citation
- Abstract
- Reference
- Full PDF
- Certificate
- Indsex Page
- Cover Paper
ABSTRACT: Approximate multiplication can reduce logic and switching activity in error-tolerant signal-processing and machine-learning hardware. This work presents a FPGA comparison of an 8-bit unsigned exact multiplier and an ordinary column-truncated multiplier in which partial products with i+j<CUT are omitted, with CUT=6. Both architectures are evaluated on an Avnet ZedBoard (XC7Z020-CLG484-1) using Xilinx Vivado 2019.2 with common timing constraints, and synthesis with DSP inference disabled. Post-route measurements are reported over target clock frequencies from 100 to 190 MHz for both architectures, with an additional 200-MHz point for the truncated......
Keywords - approximate computing, FPGA, truncated multiplier, partial-product truncation, dynamic power, power-delay product, area-delay product.
[1] H. Jiang, F. J. H. Santiago, H. Mo, L. Liu, and J. Han, “Approximate arithmetic circuits: A survey, characterization, and recent applications,” Proc. IEEE, vol. 108, no. 12, pp. 2108–2135, Dec. 2020, doi: 10.1109/JPROC.2020.3006451.
[2] A. Momeni, J. Han, P. Montuschi, and F. Lombardi, “Design and analysis of approximate compressors for multiplication,” IEEE Trans. Comput., vol. 64, no. 4, pp. 984–994, Apr. 2015, doi: 10.1109/TC.2014.2308214.
[3] N. Petra, D. De Caro, V. Garofalo, E. Napoli, and A. G. M. Strollo, “Truncated binary multipliers with variable correction and minimum mean square error,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 6, pp. 1312–1325, Jun. 2010, doi: 10.1109/TCSI.2009.2033536.
[4] V. Garofalo, N. Petra, and E. Napoli, “Analytical calculation of the maximum error for a family of truncated multipliers providing minimum mean square error,” IEEE Trans. Comput., vol. 60, no. 9, pp. 1366–1371, Sep. 2011, doi: 10.1109/TC.2010.236.
[5] S. Hashemi, R. I. Bahar, and S. Reda, “DRUM: A dynamic range unbiased multiplier for approximate applications,” in Proc. IEEE/ACM ICCAD, Austin, TX, USA, 2015, pp. 418–425, doi: 10.1109/ICCAD.2015.7372600
- Citation
- Abstract
- Reference
- Full PDF
- Certificate
ABSTRACT: With growing demand for bio medical electronics, healthcare monitoring and AI integrated bio medical applications, bio medical sensor and signal processing has become a vital part of the industry. The most important part of the biomedical electronics is to interface the sensor with the nervous system of the subject, sense the neuro transmitted signal, amplify the signal to machine readable amplitude, sample the signal, convert it to digital for and perform DSP. Instrumentation amplifiers are the crucial part of these biomedical sensors not only in terms of EEG, ECG and other lifesaving technologies but also in brain signal detection and modification. This paper talks about the crucial intermediate step of amplification of sensed neural transmitted signals to the level that can be read by Sampling circuits and ADCs.
..
- Citation
- Abstract
- Reference
- Full PDF
- Certificate
ABSTRACT: The research explores various hardware acceleration approaches, beginning with Graphics Processing Units (GPUs) that leverage their massively parallel architecture to accelerate matrix operations fundamental to neural networks. We examine the architectural advantages of GPUs, including their thousands of cores optimized for floating-point operations, high memory bandwidth, and specialized tensor processing units. The analysis extends to Application-Specific Integrated Circuits (ASICs) such as Google's Tensor Processing Units (TPUs), which....
Key Terms—FPGA; energy-aware design; CNN accelerator; SVM accelerator; memory hierarchy; dataflow; quantization ;CNN; FPGAs; GPUs; ML Workloads; SVM.
[1] A. G. Blaiech, K. Ben Khalifa, C. Valderrama, M. A. C. Fernandes, and M. H. Bedoui, “A survey and taxonomy of FPGA-based deep learning accelerators,” Journal of Systems Architecture, vol. S. Mittal, “A survey of FPGA-based accelerators for convolutional neural networks,” Neural 98, pp. 331–345, 2019, doi: 10.1016/j.sysarc.2019.01.007.
[2] Computing and Applications, vol. 32, pp. 1109–1139, 2020, doi: 10.1007/s00521-018-3761-1.
[3] S. I. Venieris, A. Kouris, and C.-S. Bouganis, “Toolflows for mapping convolutional neural networks on FPGAs: A survey and future directions,” ACM Computing Surveys, vol. 51, no. 3, Art. no. 56, pp. 1–39, 2018, doi: 10.1145/3186332.
[4] C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, “Optimizing FPGA-based accelerator design for deep convolutional neural networks,” in Proc. ACM/SIGDA Int. Symp. Field-Programmable Gate Arrays (FPGA), 2015, pp. 161–170, doi: 10.1145/2684746.2689060.
[5] Y.-H. Chen, T. Krishna, J. S. Emer, and V. Sze, “Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,” IEEE Journal of Solid-State Circuits, vol. 52, no. 1, pp. 127–138, 2017, doi: 10.1109/JSSC.2016.2616357.
- Citation
- Abstract
- Reference
- Full PDF
- Certificate
ABSTRACT: Accidents at railway level crossings are still a major safety concern, especially at un-manned level crossings where the manual operation of the gates is prone to delays and human error. In this research, an automated railway gate control system has been designed using VLSI technology and Verilog hardware description language (HDL) to improve the safety and efficiency of railway operation. The proposed system uses infrared sensors to detect arrival and departure....
Key Terms—Automatic Railway Gate Control, VLSI Technology, Verilog HDL, FPGA Implementation, Railway Safety Automation
[1].
National Cholesterol Education Program (NCEP) Expert Panel on Detection, Evaluation, and Treatment of High Blood Cholesterol in Adults (AdultTreatment Panel III) Third report of the national cholesterol education
[2].
program (NCEP) expert panel on detection, evaluation, and treatment of highblood cholesterol in adults (adult treatment panel III) finalreport. Circulation. 2002;106(25, article 3143).
[3].
Bener A, Zirie M, Janahi IM, Al-Hamaq AOAA, Musallam M, Wareham NJ.Prevalence of diagnosed and undiagnosed diabetes mellitus and its risk factorsin a population-based study of Qatar. Diabetes Research and Clinical Practice. 2009;84(1):99–106.
[4].
Bener A, Zirie M, Musallam M, Khader YS, Al-Hamaq AOAA. Prevalence ofmetabolic syndrome according to adult treatment panel III and internationaldiabetes federation criteria: a population-based study. Metabolic Syndrome
[5].
and Related Disorders. 2009;7(3):221–230.
