Abstract: In the world of Integrated Circuits, Complementary Metal–Oxide–Semiconductor (CMOS) has lost its efficiency during scaling beyond 32nm. Scaling causes severe Short Channel Effects (SCE) which are difficult to hold back. As a result of such SCE many alternate devices have been studied. Some of the major contestants include Multi Gate Field Effect Transistor (MuGFET) like FinFET, Nano tubes, Nano wires etc. In this work, the basic gates and memory circuits like DRAM are designed in HSPICE software using CMOS structure and FinFET structures are analyzed and their performances like average power, standby power dissipation and leakage power are compared. A 32nm technology FinFET model is used to design DRAM.
Keyword: CMOS, Dynamic RAM, FinFET, Memory Cell, and Power Dissipation.
[1] Kidong Kim, Ohseob Kwon, Jihyun Seo and Taeyoung Won "Nanoscale Device Modelling and Simulation: Fin Field Effect Transistor ,‟ Japan Journal of Applied Physics. 43 (2004) pp. 3784-3789.
[2] Brian Doyle, Reza Arghavani, Doug Barlage, Suman Datta, Mark Doczy, Jack Kavalieros, Anand Murthy and Robert Chau, "Transistor Elements for 30nm Physical Gate Lengths and Beyond", Intel Technology Journal , volume 6 , Issue 2, May 2002.
[3] D.Hisamoto, W.C.Lee, J.Kedzierski , H.Takeuchi , C.Kuo ,E.Anderson, T.J.King , J.Bokor and C.Hu "FinFET- A self Alligned Double Gate MOSFET scalable to 20 nm", IEEE Trans. Electron Devices, Vol.47, No. 12,pp 2320-2325, 2000.
[4] Kunihoro Suzuki, Tetsu Tanaka ,Yoshiharu Tosaka , Hiroshi Horie and Yoshihiro Arimoto, "Scaling Theory
for Double-Gate SO1 MOSFET‟s", IEEE Trans. Electron Devices, Vol.40, No. 12,pp 2326-2329, 1993.
[5] A. Carlson, Z. Guo, S. Balasubramanian, L.-T. Pang, T.-J. King Liu, and B. Nikolic "FinFET SRAM with Enhanced Read / Write Margins", 2006 IEEE International SOI Conference Proceedings, PP 121-126.
[6] Chevillon, N. Mingchun Tang Pregaldiny, F. Lallement, C. and Madec, M. "FinFET compact modeling and parameter extraction", Mixed Design of Integrated Circuits & Systems, 2009. MIXDES '09. MIXDES-16th International Conference ,2009.
[7] C. Auth,P. Bai, et al(2005), "A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 nm SRAM cell,‟ presented at 2004 International Electron Devices Meeting. San Francisco, CA.