Abstract: Digital image processing becomes a wide area of applications that introduce in each part of real life. One of the big challenge of digital image processing is how to speed up the processing speed in order to support the real time application. The main objective of this work is to design a simple method that achieve the digital image processing with in the real time video rate. The architecture of real time digital image processing approach needs high speed components to process a big amount of pixels at minimum time as possible. The implemented approach used Erasable Programmable Logic Device (EPLD) to realize the real time digital image processing. This approach combine both parallel processing and pipeline processing in the architecture. This approach leads to good architecture performance.
Key Words: EPLD, Real Time Processing, High Speed Processing, Parallel Processing and Digital Control.
[1] Abdullah Mohammed Awad, Muzhir Shaban Al-Ani (2017) Efficient Image Compression Based on Modified Haar Wavelet. Journal of Theoretical and Applied Information Technology, 15th June 2017. Vol.95, No.11, 2442- 2452.
[2] Muzhir Shaban Al-Ani and Khattab M. Ali Alheeti (2017) Precision Statistical Analysis of Images Based on Brightness Distribution. Advances in Science, Technology and Engineering Systems Journal Vol. 2, No. 4, 99-104.
[3] R.J. Winder, P.J. Morrow, I.N. McRitchie, J.R. Bailie, P.M. Hart (2009) Algorithms for digital image processing in diabetic retinopathy. Computerized Medical Imaging and Graphics, Vol. 33, Issue 8, December 2009, PP. 608-622.
[4] Khader Mohammad, Sos Agaian, Fred Hudson (2010) Implementation of Digital Electronic Arithmetics and its application in image processing. Computers & Electrical Engineering, Vol. 36, Issue 3, May 2010, PP. 424-434.
[5] S. Dutta, S.K. Pal, S. Mukhopadhyay, R. Sen (2013) Application of digital image processing in tool condition monitoring: A review. CIRP Journal of Manufacturing Science and Technology, Vol. 6, Issue 3, 2013, PP. 212-232